We use cookies to measure traffic and show relevant ads. By clicking Accept you agree to our use of analytics and advertising cookies.
Analysis of memory hierarchy from registers to DRAM. Cache misses, 64 B lines, locality, prefetcher, MESI. Optimization for RISC-V and desktops. Learn how to speed up code.
