Articles by tag: risc-v-optimizatsiya

CPU Memory Hierarchy: Latencies and Optimization

Analysis of memory hierarchy from registers to DRAM. Cache misses, 64 B lines, locality, prefetcher, MESI. Optimization for RISC-V and desktops. Learn how to speed up code.