Back to Home

KiCad 10.0: new features of PCB CAD

KiCad 10.0 offers UI improvements, libraries with STEP models and footprint auto-generation. Graphical DRC editor, legacy format importers and time constraints for routing. The version is optimized for complex projects.

KiCad 10 Release: DRC editor and STEP 3D for PCB
Advertisement 728x90

# KiCad 10.0: Key Updates for PCB Design

On March 20, 2026, KiCad 10.0 was released—a free CAD system for automated printed circuit board design. Development of this version took a year after KiCad 9.0. Builds are available for Windows, macOS, Linux, and Docker containers. Source code in C++ with wxWidgets under GPLv3 on GitHub.

Hundreds of contributors made 7609 commits and handled 2105 pull requests. Libraries updated: switch to STEP for 3D models by default, added 952 symbols, 1216 footprints, 386 3D models. Over 78% of footprints are automatically generated. PR processing time reduced to 18 hours.

User Interface Improvements

KiCad 10.0 focuses on usability for mid/senior-level developers:

Google AdInline article slot
  • Dark mode in Windows: automatic switching based on system settings thanks to wxWidgets integration.
  • Customizable toolbars in editors.
  • Undo/redo in dialog windows for experimenting with parameters.
  • Lasso or arbitrary shape selection of objects in schematic and PCB editors.

These changes speed up the workflow without requiring retraining.

Import, Variants, and Connections

Added project importers from Allegro, PADS, and gEDA/Lepton PCB. Support for project variants for versioning with property changes on a shared schematic.

In schematics:

Google AdInline article slot
  • Unconnected wire crossings displayed as arcs.
  • Real-time connection updates during drag-and-drop.
  • Warnings for potential short circuits.
  • Jumpers and internal pin connections, invisible on PCB.

Object grouping moved from PCB to schematics for complex projects. CSV import/export for symbol pin tables.

Routing and DRC: New Features

Track setup system overhauled:

  • Improved algorithms for router and DRC consistency.
  • Time delay constraints instead of length only.
  • Per-layer routing profiles.

Design blocks expanded: PCB topology libraries, new functions for schematics and boards.

Google AdInline article slot

Internal layer objects in footprints: zones, graphics on inner layers. Unlimited pin swapping with schematic-PCB annotation.

Graphical DRC rules editor compatible with textual language: from visual creation to complex scripts.

Libraries and Additional Tools

STEP models reduce file sizes and improve accuracy. New materials, 3D and footprint generators from data.

Other features:

  • Barcodes and barcode fills.
  • Precise polygon editing.
  • Suggestions for fixing DRC errors.
  • Export to 3D PDF.
  • Rounded rectangles.

Local power symbols, drag images, alternative body styles, simulator improvements.

What’s Important

  • Library switch to STEP: smaller sizes, higher 3D accuracy.
  • Auto-generation of 78% footprints reduces manual work.
  • Graphical DRC editor simplifies custom rules.
  • Importers from Allegro/PADS for migrating legacy projects.
  • Routing profiles and time-based constraints for high-speed design.

— Editorial Team

Advertisement 728x90

Read Next